

PATENT NUMBER

### Application

PATENT DATE

SCANNED

**Q.A**

APPLICATION NO.  
09/822052

CONT/PRIOR

**CLASS**

SUBCLASS

ART UNIT

**EXAMINER**

Sanjay Pillay  
Raghunath Rao

Circuits and methods for debugging an embedded processor and systems using the same

PTO-2040  
12/99

**ISSUING CLASSIFICATION**

[illegible]

<input type="checkbox"/> <b>TERMINAL DISCLAIMER</b>	<b>DRAWINGS</b>			<b>CLAIMS ALLOWED</b>	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner) (Date)			<b>NOTICE OF ALLOWANCE MAILED</b>	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____  _____  _____	_____ (Primary Examiner) (Date)			<b>ISSUE FEE</b>	
				Amount Due	Date Paid
<input type="checkbox"/> The terminal ____ months of this patent have been disclaimed.	_____ (Legal Instruments Examiner) (Date)			<b>ISSUE BATCH NUMBER</b>	

**WARNING:**

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form **PTO-436A**  
(Rev. 6/89)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM  
(Attached in pocket on right inside flap)

(FACE)

**BEST AVAILABLE COPY**